Guest
Record your races with a typeracer account:
Create Your Account- Save your race history and scores.
- Customize your profile and racecar.
- It’s free, why not?
Text Details
 
|
In synchronous communications, the sender and receiver must synchronize with one another before data is sent. To maintain clock synchronization over long periods, a special bit-transition pattern is embedded in the digital signal that assists in maintaining the timing between sender and receiver.
— Encyclopedia of Networking and Telecommunications
 (book)
by Tom Sheldon
|
| Language: | English |
| Submitted by: | Deroche1 |
This text has been typed
more than
1000 times:
| Avg. speed: | 71 WPM |
|---|---|
| Avg. accuracy: | 95.9% |
Top 10 scores for this text
| User | Speed | Accuracy | Points | Place | Date | Options | |
|---|---|---|---|---|---|---|---|
| 1 | arenasnow | 201 WPM | 100.0% | 144 | 1/2 | June 5, 2019 |
|
| 2 | joshua728 | 200 WPM | 99.0% | 143 | 1/2 | April 5, 2021 |
|
| 3 | arenasnow2 | 195 WPM | 100.0% | 140 | 1/3 | April 8, 2018 |
|
| 4 | slekap | 190 WPM | 99.0% | 136 | 1/2 | Nov. 29, 2020 |
|
| 5 | chakk | 179 WPM | 99.0% | 128 | 1/2 | Oct. 3, 2018 |
|
| 6 | uberkelium | 175 WPM | 100.0% | 125 | 1/2 | Aug. 10, 2017 |
|
| 7 | shazman | 175 WPM | 98.0% | 125 | 1/3 | Dec. 10, 2020 |
|
| 8 | florentine | 172 WPM | 98.0% | N/A | 1/4 | May 10, 2017 |
|
| 9 | mporsche02 | 168 WPM | 100.0% | 120 | 1/4 | Feb. 27, 2019 |
|
| 10 | atthetop | 168 WPM | 100.0% | 120 | 1/2 | Dec. 12, 2020 |
|